Application No.: 10/039,852

Docket No.: JCLA7022-R

<u>AMENDMENT</u>

IN THE CLAIMS

Claim 1. (currently amended) A method of testing a chip that comprises an intellectual product circuit module, the method comprising:

providing a test pattern through a plurality of input lines;

sequentially configuring a plurality of registers with the test pattern in a plurality of different states according to the test pattern; and

after all of the registers are configured with the test pattern, providing the a test activating signal to the intellectual product circuit module in a next state, so that the intellectual product circuit module is operated according to the test pattern from the registers.

Claim 2. (currently amended) A circuit for testing a chip that comprises an intellectual product circuit module, the circuit for testing the chip further comprising:

a plurality of registers, coupled to the intellectual product circuit module to output signals stored in the registers to the intellectual product circuit module; and

a <u>multiplexing</u> mutiplexing finite state machine controller, coupled to the intellectual product circuit module and the registers, wherein

the <u>multiplexing</u> finite state machine controller receives a test pattern and <u>sequentially</u> configures the registers <u>with the test pattern</u> in a plurality of different states, <u>after all</u> of the registers are configured with the test pattern, in <u>a-the</u> next state the <u>multiplexing</u> multiplexing finite state machine controller further provides <u>a-the</u> test activating signal to the

Page 2 of 12

Application No.: 10/039,852

Docket No.: JCLA7022-R

intellectual product circuit module so that the intellectual product circuit module is operated and tested according to outputs of the registers.

Claim 3. (original) The circuit according to claim 2, wherein the intellectual product circuit module further comprises a plurality of ports coupled to the registers.

Claim 4. (original) The circuit according to claim 2, wherein the test activating signal includes a synchronous clock signal.

Claim 5. (previously presented) The circuit according to claim 2, wherein each of the registers further comprises an enable input terminal coupled to the mutiplexing finite state controller capable of controlling the registers and asserting an enable signal to enable the registers to buffer the test pattern.

Claim 6. (currently amended) A circuit for testing a chip that comprises a plurality of intellectual product circuit modules, the circuit comprising:

a multiplexer controller, coupled to the intellectual product circuit modules to selectively output a test result from the intellectual product circuit modules;

a plurality of registers, coupled to the intellectual product circuit modules to output signals stored in the registers to the intellectual product circuit modules; and

a <u>multiplexing</u> finite state machine controller, coupled to the intellectual product circuit modules, the multiplexer controller and the registers, the <u>multiplexing</u>

mutiplexing finite state machine controller receiving a test pattern <u>from a plurality of input</u>

lines and to <u>sequentially configuring configure</u> the registers <u>with the test pattern</u> in a plurality

Page 3 of 12

Application No.: 10/039,852

Docket No.: JCLA7022-R

of different states of the multiplexing finite state machine controller, and after all of the registers are configured with the test pattern, providing a test activating signal to one of the intellectual product circuit modules in a next state, so that the intellectual product circuit module is operated and tested according to the output of the registers, and the multiplexing mutiplexing finite state machine controller further controlling the multiplexer controller to selectively output the test results.

Claim 7. (original) The circuit according to claim 6, wherein each of the intellectual product circuit modules comprises a plurality of ports coupled to the registers.

Claim 8. (previously presented) The circuit according to claim 6, wherein the multiplexer controller further comprises a select input terminal coupled to the <u>multiplexing</u> finite state machine controller, so that the <u>multiplexing</u> mutiplexing finite state machine controller controller to selectively output the test result.

Claim 9. (original) The circuit according to claim 6, wherein the test activating signal comprises a synchronous clock signal.

Claim 10. (previously presented) The circuit according to claim 6, wherein each of the registers further comprises an enable input terminal coupled to the <u>multiplexing</u> multiplexing finite state machine controller, which respectively controls and enables the registers to buffer the test pattern.

Claim 11. (original) The circuit according to claim 6, wherein the chip is a system on chip.

Page 4 of 12